Ask our team:
  • Phone: +86 181 0690 9650
  • E-Mail info@apterpower.com
  • Lifecycle status

    Discontinued / Obsolete by OEM
    Request an Apter Power quotation for General Electric DS200SDCCG5A, with documentation and drive-configuration assistance.

DS200SDCCG5A

/ 4.9
1001 reviews | Need a Specific Revision?
Designed as an SDCC drive control card, General Electric DS200SDCCG5A coordinates drive, motor and co-motor processor functions.
In Stock
Ships by Tuesday, September 29
Fast Shipping Available
Get a quick price for DS200SDCCG5A
Quantity
*E-mail
Company
*Mobile
*Content
Upload (gif, jpg, jpeg, png, bmp, doc, docx, xls, xlsx, ppt, pdf, csv)

Technical specifications for DS200SDCCG5A

  • Manufacturer:
    General Electric
  • Part Number:
    DS200SDCCG5A
  • Product Family:
    GE Mark V/VI Driver Board
  • Product Type:
    Drive Control Card
  • Stock:
    1
  • Functional Acronym:
    SDCC
  • Processor Sections:
    DCP, MCP and CMP
  • Configuration Memory:
    EEPROM at U9
  • Firmware Memory:
    PROM devices at U11, U12, U22 and U23
  • Diagnostic Display:
    Eight LEDs
  • Tariff Code:
    8537101190
  • Country of origin:
    USA
  • Place of shipment:
    Xiamen,Fujian,China
By purchasing this item, you agree to the Terms & Conditions, ApterPower is not an authorized distributor for listed manufacturers or tradenames and therefore the manufacturer's warranty does not apply. All our products come with ApterPower's 1-year warranty.

More Information

Overview Manuals Processor Roles Memory Map Fault Display Reset Paths

Features:

  • Uses separate drive, motor and co-motor processor sections.
  • Keeps processor firmware and adjustable drive parameters in distinct memory devices.
  • Reports coded faults through eight LEDs with range-specific blink patterns.
Three cooperating processors give DS200SDCCG5A a divided workload. Drive coordination, motor regulation and co-motor calculation run in their assigned sections, while dual-ported RAM passes operating data between them.

Program code and adjustable setup data occupy different devices on DS200SDCCG5A. The processor PROM set carries operating firmware, whereas EEPROM U9 retains the parameter set for the configured drive.

Eight indicators on DS200SDCCG5A communicate more than an on/off state. Blink cadence selects the applicable code range, after which the illuminated positions are interpreted with that range's BCD or binary method.

The General Electric DS200SDCCG5A Drive Control Card may still be available for purchase and support from Apter Power beyond End-Of-Life (EOL) by the manufacturer (OEM).
General Electric DS200SDCCG5A Drive Control Card Manuals,Datasheets,Link Important Notice: Other accessories, manuals, cables, calibration data, software, etc. are not included with this equipment unless listed in the above stock item description. All prices are shown in USD.

Distributed Control Sections

  • DCP: The drive-control processor executes the main control and interface tasks.
  • MCP: The motor-control processor handles motor-specific calculations and regulation.
  • CMP: The co-motor processor supports dedicated mathematical processing.
  • Shared RAM: Dual-ported memory permits data exchange between processor sections.

Firmware and Parameter Storage

  • Processor PROMs: U11, U12, U22 and U23 carry assigned operating firmware.
  • EEPROM: U9 stores configurable drive parameters separately from firmware.
  • Device Matching: Installed memory sets must correspond to the intended drive configuration.
  • Tool Access: Approved configuration software is required for software or parameter changes.

LED Code Interpretation

  • Eight Indicators: The display reports coded board and drive faults.
  • Lower Codes: Faults 1-399 use the documented slow-blink BCD pattern.
  • Higher Codes: Faults 400-1023 use a faster binary pattern.
  • Reading Order: LED position and blink rate must be evaluated before assigning a fault number.

Controlled Restart Inputs

  • Local Reset: The board pushbutton initiates a hardware reset.
  • Customer Input: A documented external DC signal can request reset through the interface path.
  • Software Reset: Programmed logic may generate an internal reset.
  • Watchdog Action: Automatic hardware protection can reset the processor when supervision fails.
Description
The DS200SDCCG5A is a General Electric SDCC Drive Control Card used as the central processing board in compatible DIRECTO-MATIC 2000 and drive-control arrangements. Its architecture divides control work among drive-control, motor-control and co-motor processor sections instead of relying on one undifferentiated processor path.

Shared dual-ported RAM lets the processor sections on DS200SDCCG5A exchange operating data, while dedicated PROM devices hold the firmware assigned to each processor. An EEPROM stores adjustable drive parameters, keeping field configuration separate from the processor firmware devices.

The DS200SDCCG5A accepts connected board signals through its plug interfaces and can carry compatible auxiliary cards on the provided connectors and standoffs. Those daughterboard positions extend communication or signal-processing functions without changing the SDCC card's core processor roles.

Eight diagnostic LEDs and the reset circuitry on DS200SDCCG5A provide coded fault indication and controlled restart paths. The displayed pattern, blink rate and active fault range must be interpreted together; the reset input can originate at the board, through a customer interface or from the programmed and watchdog logic.
Alternative Names
GE DS200SDCCG5A control card DS 200 SDCC G5A DS200-SDCC-G5A DS2OOSDCCG5A DS200SDCCGSA DS200 SDCC G5 A SDCC G5A processor card GE G5A drive controller board
Exceptional Service

Our Mission

  • 100% Satisfaction

    We believe expertise is priceless. With over 20 years of experience, and top engineers on staff, we can help you solve or avoid problems that threaten your business.
  • Trust Guaranteed

    Not only do we have a vast inventory, our team makes sure every piece of equipment is in working condition. Your purchases are also backed by our Warranty.
  • Expertise

    Time is money, especially when your equipment is down. We work quickly to get your equipment on its way so you can get it back up and running.

FAQS

The following is a list of questions commonly asked by our customers. Please contact us if you have a question about our process that is not answered below.
The LED pattern on DS200SDCCG5A changes from slow to fast blinking. Does the same decoding method still apply?
No. DS200SDCCG5A uses the slower BCD pattern for the lower fault range and the faster binary pattern for higher codes, so blink rate determines how the eight positions are decoded.
Why can parameter changes on DS200SDCCG5A disappear after a power cycle?
DS200SDCCG5A stores adjustable drive parameters in EEPROM U9. Confirm that the change was written to the intended parameter set rather than made only in the active configuration session.
What belongs in the PROM devices and what belongs in EEPROM on DS200SDCCG5A?
DS200SDCCG5A uses processor PROM devices for operating firmware, while EEPROM U9 holds adjustable drive parameters. Treating the two memory groups as interchangeable can produce an invalid configuration.
DS200SDCCG5A restarts even though nobody pressed the local reset button. Which other paths can initiate it?
A DS200SDCCG5A reset can also originate from the customer interface, programmed logic or the watchdog circuit, so the restart source is not limited to the on-board pushbutton.
Why might a daughterboard function be unavailable even while DS200SDCCG5A continues basic processing?
The core processors on DS200SDCCG5A can continue operating when an auxiliary card is missing or poorly seated. Inspect the daughterboard connector and standoff engagement for the unavailable function.
What symptom suggests that the processor sections on DS200SDCCG5A are not exchanging data correctly?
If one DS200SDCCG5A control section remains active while motor or co-motor information becomes stale, investigate the shared dual-ported RAM path and the firmware assigned to each processor section.